


CSE 460
Summer 26

Quiz-01

Name: _____ Student ID: _____

Scenario 01:

You are given two latches. The master latch is a positive latch by default and the slave latch is a negative latch. You have to construct a positive edge triggered Flip Flop.



- 1) Connect the ports such that you obtain the required FF. Add logic gates if necessary.
- 2) Complete the following timing diagrams-




Scenario 02:

$$|V_{th}| = 1V$$

$$V_{th} = 0.5V$$

You are given the following circuit, here V_{dd} is 5V.



- 1) Find the voltages of V_1, V_2, V_3, V_4 and x and y output ports.